

## REMARKS

According to the Office Action, claim 1 is objected to because the phrase on line 4 "a plurality of first metal floods" should read --a first plurality of metal floods--, and the phrase on line 7 "a plurality of second metal floods" should read --a second plurality of metal floods--. In response, claim 1 is amended accordingly.

According to the Office Action, claims 26-27 are objected to because they depend on cancelled claims. In response, claims 26-27 are cancelled herein.

According to the Office Action, claims 1, 2, 5-7, 9, 12-14, and 22-25 stand rejected under 35 U.S.C. 112, second paragraph, for allegedly being indefinite for failing to particularly point out and distinctly claim the subject matter of the invention. More specifically, it is alleged that there is a lack of structural cooperative relationship in claims 1 and 9 as to how one plane is related to the other, and how the planes are separated. It is further alleged that there needs to be a material between the planes in order to support the via through hole. In addition, it is alleged that claim 25 is unclear regarding if there is a second dielectric layer or if it is merely repeating the formation of the dielectric layer claimed in claim 1.

In response, independent claims 1 and 8 are amended to recite "a dielectric material having a first plane and a second plane opposite the first plane" and to also recite that the "plurality of plated holes are formed through the dielectric material." Thus, this amendment to claims 1 and 8 make it clear how the first and second planes are related to each other as well as how the planes are separated from each other. With regard to the objections to claims 23 and 25, these claims are amended to further recite "a second dielectric material on said first plane of said dielectric material, and a third dielectric material disposed on said second plane of said material." The inclusion of the second and third dielectric material make it clear that the capacitance is a buried intersignal capacitance.

According to the Office Action, claims 1-2, 5-9, 12-14, 22-25, 28-30, 32, 33, and 37-40 stand rejected under 35 U.S.C. 102(b) for allegedly being anticipated by U.S. Patent No. 5,663,870 issued to Kerndlmaier. Claims 23, 25, and 32-33 are further rejected under 35 U.S.C. 103(a) for allegedly being unpatentable over the Kerndlmaier Patent in view of U.S.

Patent No. 5,475,262 issued to Wang et al. For the following reasons, these rejections are respectfully traversed.

With regard to the Kerndlmaier Patent, it is alleged in the Office Action that the "first signal path (reference number 25) is connected to a first plane (conductive plane on surface 40) via a plurality of plated holes (reference numbers 36 and 39)." This allegation is respectfully traversed since it is clear from Figure 3 that the alleged first signal path 25 is not connected to plated hole 39.

It is also alleged in the Office Action that "a plurality of first metal floods (reference numbers 33, and 23) is connected to the plated holes [reference numbers 36 and 39] to form a plurality first plates." This allegation is further traversed since first metal flood 33 is connected to plated hole 37, which is not connected to the first signal path 25 in accordance with the claims (see Figure 4). In addition, the other first metal flood 23 is connected to plated hole 39, which is not connected to the first signal path 25 in accordance with the claims (see Figure 4).

In view of the foregoing amendments and remarks, allowance of this patent application is respectfully requested.

VERSION WITH MARKING OT SHOW CHANGES MADE

Please cancel claims 22, 24, and 26-27 without prejudice.

Please amend claims 1, 8, 23, and 25 as follows:

- 1           1.       (Currently Amended) An apparatus comprising:  
2                    a dielectric material having a first plane and a second plane opposite the first  
3 plane;  
4                    a first signal path connected to a said first plane via a plurality of plated holes  
5 formed through the dielectric material at different locations along said first signal path, the  
6 first signal path on a said second plane;  
7                    a first plurality of ~~first~~ metal floods connected to the respective plated holes to  
8 form a plurality first plates, the first metal floods on the first plane;  
9                    a second signal path on the second plane; and  
10                   a second plurality ~~second~~ metal floods connected to the second signal path to  
11 form a plurality of second plates above the respective first plates, the second plate on the  
12 second plane.
- 1           2.       (Previously Amended) The apparatus of claim 1 wherein each set of first and  
2 second plates form a capacitance.
- 1           3.       (Cancelled)
- 1           4.       (Cancelled)
- 1           5.       (Previously Amended) The apparatus of claim 1 wherein the first and second  
2 signal paths are adjacent to each other.
- 1           6.       (Previously Amended) The apparatus of claim 1 wherein the first plane is a  
2 ground plane or a power plane.

1           7.       (Previously Amended) The apparatus of claim 6 wherein each of the first  
2 metal floods is an isolated area in the first plane.

1           8.       (Currently Amended) A method comprising:  
2               providing a dielectric material having a first plane and a second plane opposite  
3 the first plane;  
4               connecting a first signal path to a said first plane via a plurality of plated holes  
5 formed through the dielectric material at different locations along said first signal path, the  
6 first signal path on a said second plane;  
7               forming a plurality of first plates by connecting a plurality of first metal floods  
8 to the respective plated holes, the first metal floods on the first plane; and  
9               connecting a plurality of second metal flood to a second signal path on the  
10 second plane to form a plurality of second plates above the respective first plates; and  
11 a dielectric material between the first plane and the second plane through which the  
12 plated holes extend.

1           9.       (Original) The method of claim 8 wherein the first and second plates form a  
2 capacitance.

1           10.      (Cancelled)

1           11.      (Cancelled)

1           12.      (Previously Amended) The method of claim 8 wherein the first and second  
2 signal paths are adjacent to each other.

1           13.      (Previously Amended) The method of claim 8 wherein the first plane is a  
2 ground plane or a power plane.

1           14.      (Previously Amended) The method of claim 13 wherein each of the first  
2 metal floods is an isolated area in the first plane.

1           15.   (Cancelled)

1           16.   (Cancelled)

1           17.   (Cancelled)

1           18.   (Cancelled)

1           19.   (Cancelled)

1           20.   (Cancelled)

1           21.   (Cancelled)

1           22.   (Cancelled)

1           23.   (Currently Amended) The apparatus of claim 2 further comprising a second  
2 dielectric material disposed on said first plane of said dielectric material and a third dielectric  
3 disposed on said second plane of said dielectric material, wherein the capacitance is a buried  
4 intersignal capacitance.

1           24.   (Cancelled)

1           25.   (Currently Amended) The method of ~~claim~~ claim 9 forming a second  
2 dielectric material on said first plane of said dielectric material, and forming a third dielectric  
3 material on said second plane of said dielectric material, wherein the capacitance is a buried  
4 intersignal capacitance.

1           26.   (Cancelled)

1           27.   (Cancelled)

1           28.   (Previously Amended) An apparatus comprising:

2 a printed circuit board;  
3 a first transmission line on a first layer of the printed circuit board;  
4 a second transmission line on the first layer of the printed circuit board; and  
5 a plurality of capacitors connected to the first transmission line and the second  
6 transmission line at different locations, each of the capacitor comprising:  
7 a first plate connected to the first transmission line by a plated hole, the first  
8 plate on a second layer of the printed circuit board;  
9 a second plate connected to the second transmission line, the second plate on  
10 the first layer of the printed circuit board; and  
11 a dielectric layer between the first plate and the second plate, the dielectric  
12 layer between the first layer of the printed circuit board and the second layer of the printed  
13 circuit board.

1 29. (Previously Added) The apparatus of claim 28 wherein the first plate is above  
2 the second plate.

1 30. (Previously Added) The apparatus of claim 28 wherein the second plate is  
2 above the first plate.

1 31. (Previously Added) The apparatus of claim 28 wherein the capacitor is a  
2 buried intersignal capacitor.

1 32. (Previously Added) The apparatus of claim 31 wherein the buried intersignal  
2 capacitor mode compensates to improve signal quality in the printed circuit board.

1 33. (Previously Added) The apparatus of claim 32 wherein the buried intersignal  
2 capacitor matches the propagation speed of odd-mode switch signals with the propagation  
3 speed of even-mode switch signals.

1 34. (Cancelled)

1 35. (Cancelled)

1           36.   (Cancelled)

1           37.   (Previously Added) The apparatus of claim 28 wherein the first transmission  
2   line is adjacent to the second transmission line.

1           38.   (Previously Added) The apparatus of claim 28 wherein the first transmission  
2   line is inductively coupled to the second transmission line.

1           39.   (Previously Added) The apparatus of claim 28 wherein the first transmission  
2   line and/or second transmission line are routed as microstrips.

1           40.   (Previously Added) The apparatus of claim 28 wherein first transmission line  
2   and the second transmission line are routed on surface layers of the printed circuit board.


CONCLUSION

In view of the amendments and remarks made above, it is respectfully submitted that pending claims 1-2, 5-9, 12-14, 23, 25, 28-33, and 37-40 are in condition for allowance, and such action is respectfully solicited.

Respectfully submitted,

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP


Dated: May 20, 2003

  
\_\_\_\_\_  
GEORGE L. FOUNTAIN  
Reg. No. 36,374

12400 Wilshire Boulevard, Seventh Floor  
Los Angeles, California 90025  
(714) 557-3800

CERTIFICATE OF MAILING

*I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231 on: May 20, 2003.*

  
\_\_\_\_\_  
Laura Robles

5/20/03  
Date